Register | Sign In

Single chip security solution with high integration and easy design

These security solutions can easily achieve reliable tamper resistance Detect and securely encrypt and store, and secure sensitive information with local and physical protection.

Both the MAX36010 and MAX36011 provide robust security that can be easily integrated into a design at any stage of development. In addition, if the device is integrated later in the design cycle, there is no need to change platforms, which greatly simplifies the development process. With their high level of integration, these devices reduce design cycles by 60% and bill of materials (BOM) costs by 20%. To ensure a higher level of security, these monitors generate keys through a True Random Number Generator (TRNG), which then stores the keys along with certificates and other sensitive data in battery-powered RAM. The device meets US Federal Information Processing Standard (FIPS) 140-2 maximum security level requirements (levels 3 and 4), which means data is immediately erased when tampering is detected.

Maxim launches MAX36010 and MAX36011 highly integrated single-chip security monitoring

Both the MAX36010 and MAX36011 support symmetric and asymmetric encryption functions such as the Data Encryption Standard (3DES), Advanced Encryption Standard (AES), RSA, and Elliptic Curve Digital Signature Algorithm (ECDSA). These secure encryption engines are designed to meet the Payment Card Industry (PCI) and FIPS140-2 certification requirements. The MAX36010 can generate AES and 3DES symmetric keys, and the MAX36011 can generate AES, 3DES, RSA, and ECDSA symmetric and asymmetric keys.

Key advantages:

Highly integrated

60% shorter design cycle and 20% lower BOM cost compared to the closest competing solution

-Includes temperature and voltage sensors, 1Kbyte secure memory, dynamic tamper detector, real-time clock (RTC), and TRNG — eliminating multiple discrete components

-Integrate multiple encryption functions including AES, DES, RSA, ECDSA and Secure Hash Algorithm (SHA) hardware engine

-Host interface includes SPI, Universal Asynchronous Receiver / Transmitter (UART), and I2C; connect to host processor without developing firmware

Reliable hardware security

Battery-powered RAM provides storage space for sensitive information; dynamic tampering sensors immediately delete sensitive information after detecting a hacker event

Ultra-low power consumption

Compared with the closest competing solution, the battery current consumption is reduced by 70%, effectively extending the battery life of the end product


Key Components

No.Part NumberManufacturer
1MAX3601MAXIM
2MAX36051+MAXIM